Efinix announced availability of a series of three software defined, SoCs based on the RISC-V core, Ruby, Jade, and Opal.

The three designs have been optimized for Efinix's Trion family of FPGAs and provide compute and I/O capabilities in devices from the T8 to the T120.

The SoCs are preconfigured with a RISC-V core, memory, a range of I/O, and have interfaces for embedding user functions. In this way, designers can create entire systems that include embedded compute and user defined accelerators within the same FPGA.

Efinix RISC-V SoCs come with a complete set of tools for compiling and debugging application code on the RISC-V core along with example applications and tutorials. They are compatible with the entire suite of Efinix development and evaluation boards and can be instantiated using the standard Efinity tool flow.

For more information, visit http://www.efinixinc.com.